2 What is difference of Generate and concurrent statement? Explain with suitable example. 8 What is simulation and synthesis process in VHDL? (b) 8 UNIT - III Describe the steps of synchronous sequential circuit with 3 suitable example. 8 Explain Moore and Melay machine and describe the clock skew. 8 OR Discuss the concept and working principle of following: 3 (any four) (i) ROM (ii) FPGA (iii) PLA (iv) PLD (v) Setup time and Hold time. 16 UNIT - IV (a) What do you mean by event driven circuit? 8 (b) Explain design procedure of asynchronous circuits.

8